

* Course contents :

- Logic families and its characteristics.
- Encoder / Decoder
Multiplexer / Demultiplexer } Combinational Logic circuits
- Sequential Logic circuit \Rightarrow flipflop
- counters
- Shift Registers

* Types of logic families : (Based on its Basic elements)

- TTL (Transistor - Transistor Logic)
 - Basic element BJT ($0 \rightarrow 5V$)
- ECL (Emitter coupled Logic)
 - Basic element BJT (negative Power-supply)
- CMOS (Complementary MOS (Metal-oxide-semiconductor))
 - Basic element \Rightarrow Both PMOS, NMOS

* Integrated Circuits (ICs)

- SSI (Small Scale Integration)

12 gate / chip

- MSI (medium scale Integration)

12 ~ 99 gate / chip

- LSI (large scale Integration)

1000 gate / chip

- VLSI (very - large scale Interation)

100,000 gate / chip

⇒ More development chips ⇒ faster, cheaper

⇒ 7400 , NAND , 4 gate / chip

* Subfamily TTL

* Low Power

* Fast TTL

* Advanced TTL As TTL

* ALS TTL

(Advanced Low Power schotlky)

SN 74 ALS XXX A
TTL family type

(74) → Ic Max temp.
○ → 70°

74f → TTL

74Cf → CMOS

(54) → TTL used for → military applications
(max temp. 55° → 125°)

(SN)

→ manufacture الشركة المصنعة

- SN → Texas instrument

- S → signetics

- DM → national instrument

(A)

→ اخر رمز

(نوع Package)

لا سيك سيك

N → Plastic - dual-in-line

W → Ceramic Package

(XXX)


138

→ رقم ال IC

وتعبر عن نوع ال gate

* 7400 (NAND Gate)

fundamental (Basic) TTL



Totem-pole NAND gate

Q_1 → Multi-emitter transistor

Q_3, Q_4 → Totem Pole transistors

Q_2 → control of Q_3 & Q_4

(*) $A = 0 \quad B = 0$

$Q_1 \rightarrow ON$ (saturation stat) $\rightarrow V_{CE1} = 0.2V$

$Q_2 \rightarrow off$

current flow through Q_3 to V_{out}

$Q_3 \rightarrow ON$

$Q_4 \rightarrow off$ (No Base Current)

$$\begin{aligned} * V_o &= V_{CC} - V_R - V_{Sat} - V_{D1} = V_{CC} - I * (130\Omega) - V_{D1} - V_{CEsat} \\ &\approx 3.4V \text{ (Logic high)} \end{aligned}$$

(*) $A \rightarrow high, B \rightarrow low$
 or $A \rightarrow low, B \rightarrow high$ } Same analysis as the previous stat

- Note: $D_2, D_3 \Rightarrow$ protection from high negative voltage

(*) $A \rightarrow high, B \rightarrow high$

$Q_2 \rightarrow ON$ (saturation stat $V_{CE2} \rightarrow 0.2V$)

$Q_4 \rightarrow ON, Q_3 \rightarrow off$

- Q_3 needs $V_{B3} > 1.4V$ ($V_{BE3} + V_{D1}$) to be ON
 around 1V

* $V_o = V_{CE4} = 0.2V$ (low state)

note:

$D_1 \rightarrow$ Makes only one of " Q_3, Q_4 " $\rightarrow ON$ while the other one $\rightarrow off$